

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/721,488	11/25/2003	Shiping Guo	EMCORE 3.0-081	6052
530 7	7590 08/29/2005		EXAMINER	
LERNER, DAVID, LITTENBERG,			TRAN, MINH LOAN	
KRUMHOLZ & MENTLIK 600 SOUTH AVENUE WEST				i
			ART UNIT	PAPER NUMBER
WESTFIELD,	NJ 07090		2826	
			DATE MAILED: 08/29/2005	;

Please find below and/or attached an Office communication concerning this application or proceeding.

•_				H			
		Application No.	Applicant(s)				
		10/721,488	GUO ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Minh-Loan T. Tran	2826				
Period fo	The MAILING DATE of this communication Reply	on appears on the cover sheet w	vith the correspondence address -				
A SH THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR F MAILING DATE OF THIS COMMUNICAT nsions of time may be available under the provisions of 37 (SIX (6) MONTHS from the mailing date of this communicati period for reply specified above is less than thirty (30) days o period for reply is specified above, the maximum statutory re to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ed patent term adjustment. See 37 CFR 1.704(b).	ION. CFR 1.136(a). In no event, however, may a con. s, a reply within the statutory minimum of the period will apply and will expire SIX (6) MC statute, cause the application to become a control of the control of t	reply be timely filed irreply be timely. INTHS from the mailing date of this communication and the mail and t	on.			
Status							
1) 🛛	Responsive to communication(s) filed on	13 June 2005.					
2a)□	•	This action is non-final.					
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
5)□ 6)⊠ 7)□	Claim(s) 1-92 is/are pending in the application 4a) Of the above claim(s) 10-18 and 25-9 Claim(s) is/are allowed. Claim(s) 1-9 and 19-24 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and the application is/are pending in the application is	<u>2</u> is/are withdrawn from consid	leration.				
Applicati	on Papers						
9)[The specification is objected to by the Exa	aminer.					
10)⊠	The drawing(s) filed on <u>25 November 200</u>	<u>3</u> is/are: a)⊠ accepted or b)[objected to by the Examiner.				
	Applicant may not request that any objection	to the drawing(s) be held in abeya	ınce. See 37 CFR 1.85(a).				
11)	Replacement drawing sheet(s) including the c The oath or declaration is objected to by t	•		(d).			
Priority (under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docu 2. Certified copies of the priority docu 3. Copies of the certified copies of the application from the International Beet the attached detailed Office action for	ments have been received. ments have been received in e priority documents have bee sureau (PCT Rule 17.2(a)).	Application No n received in this National Stage				
2) Notice (3) Information	t(s) se of References Cited (PTO-892) se of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/5 r No(s)/Mail Date 4/1/05; 12/29/03.	18) Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152) 				

Page 2

Application/Control Number: 10/721,488

Art Unit: 2826

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of Group I, claims 1-33 and 68-80 in the reply filed on 6/13/2005 is acknowledged.

Further, applicant's election without traverse of species I shown in Fig. 1, claims 1-9 and 19-24. Therefore, claims 10-18 and 25-92 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected species, there being no allowable generic or linking claim.

Oath/Declaration

2. The oath or declaration filed on 11/25/2003 is acceptable.

Drawings

3. The drawings filed on 11/25/2003 are acceptable.

Information Disclosure Statement

4. The information disclosure statements filed 04/01/2005 and 12/29/2003 have been considered.

Claim Objections

5. Claim 9 is objected to because of the following informalities:

Claim 9 is redundant of claim 7.

Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 19-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Feltin et al. (Stress control in GaN grown on silicon (111) by metalorganic vapor phase epitaxy, Applied Physics Letters, Vol. 79, No. 20, Nov. 2001).

Figure 1 of Feltin et al. discloses a semiconductor structure comprising a silicon substrate; an AlN nucleation layer overlying a surface of the silicon substrate; a buffer structure including a first superlattice and a second superlattice of plurality of nitride-based semiconductor of different compositions (GaN/AlN) and an GaN intermediate layer is between first superlattice and a second superlattice; an operative structure of GaN-based semiconductors overlying the buffer structure. Note page 3230 of Feltin et al.

Feltin et al. does not disclose the nucleation layer has a polycrystalline structure. However, it would have been obvious to one of ordinary skill in the art to form the AIN nucleation of Feltin et al. having polycrystalline structure because such crystalline structure of AIN is conventional in the art for forming the buffer layer for reducing the lattice mismatch between the silicon substrate and the GaN-based semiconductor structure overlying the silicon substrate.

Application/Control Number: 10/721,488

Art Unit: 2826

Claims 1-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dadgar et al. (Thick, crack-free blue light emitting diodes on Si(111) using low-temperature AIN interlayers and in situ Si_xN_y masking, Applied Physics Letters, Vol. 80, No. 20, May 2002) in view of Feltin et al. (Stress control in GaN grown on silicon (111) by metalorganic vapor phase epitaxy, Applied Physics Letters, Vol. 79, No. 20, Nov. 2001).

Page 3670 of Dadgar et al. discloses a a semiconductor structure comprising a silicon substrate; a layer of aluminum directly overlying a first surface of the silicon substrate; an AIN nucleation layer overlying a surface of the silicon substrate; a buffer structure including a first LT-AIN layer, a GaN layer and a second LT-AIN layer; an operative structure of GaN-based semiconductors overlying the buffer structure.

Dadgar et al. does not disclose the buffer layer including one or more superlattices. However, figure 1 and page 3230 of Feltin et al. disclose a buffer structure overlying the AlN nucleation layer including a first superlattice and a second superlattice of plurality of nitride-based semiconductor of different compositions (GaN/AlN) and an GaN intermediate layer is between first superlattice and a second superlattice; an operative structure of GaN-based semiconductors overlying the buffer structure.

Therefore, it would have been obvious to one of ordinary skill in the art to replace the buffer structure of Dadgar et al. by the buffer structure including a first superlattice and a second superlattice of plurality of nitride-based semiconductor of different compositions (GaN/AlN) and an GaN intermediate layer is between first superlattice and a second

Application/Control Number: 10/721,488

Art Unit: 2826

superlattice such as taught by Feltin et al. in order to decrease the stress so that preventing the crack formation in an overgrown GaN-based semiconductor layers.

Dadgar et al. and Feltin et al. do not disclose the nucleation layer has a polycrystalline structure. However, it would have been obvious to one of ordinary skill in the art to form the AlN nucleation of Dadgar et al. and Feltin et al. having polycrystalline structure because such crystalline structure of AlN is conventional in the art for forming the buffer layer for reducing the lattice mismatch between the silicon substrate and the GaN-based semiconductor structure overlying the silicon substrate.

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh-Loan T. Tran whose telephone number is (571) 272-1922. The examiner can normally be reached on Monday-Friday 9:00 AM-5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J. Flynn can be reached on (571) 272-1915. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/721,488

Art Unit: 2826

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mlt 08/2005 Minh-Loan T. Tran Primary Examiner Art Unit 2826